Aller au menu Aller au contenu
Microelectronics, electromagnetism, photonics , microwave

> Events > PhD-Defenses

PhD defense of CHANG Sungjae

Published on October 17, 2013
A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail Partagez cet article Facebook Twitter Linked In Google+ Viadeo
PhD Defense October 28, 2013 | Access map
Defense of a doctoral thesis Sungjae CHANG for the University of Grenoble, speciality
Nanoelectronics and NanoTechnlologies (NENT) intitled:
Amphithéatre M001 Phelma/ MINATEC/Grenoble-INP
3 rue Parvis Louis Néel - GRENOBLE

Characterization, mechanisms and memory applications of advanced SOI MOSFETs

Mr Sungjae CHANG

Mr Sungjae CHANG

Monday 28th October  2013  at 14:00

Abstract:
This thesis is dedicated to theoretical and experimental research on advanced SOI MOSFETs. Electrical characterization, modeling and simulations were carried out in order to investigate the device properties, physical mechanisms and appropriate applications. In ultrathin (5-10 nm) planar FD SOI device, the impact of temperature, back-gate bias and Si film thickness on the device performance is documented. Coupling effects are reported for a various range of fin width in vertical DG and triple-gate SOI FinFETs, via measurement and 3-dimensional simulation, with the aim of achieving dynamic threshold voltage modulation. Particular mobility behavior in ZnO thin film transistor is shown through low-temperature measurements. Adequate mobility models and parameter extraction techniques are proposed. High-field geometrical magnetoresistance measurements reveal the unusual, non universal behavior of carrier mobility in FD SOI and FinFETs. The second part of the manuscript is dedicated to innovative memory devices. In FinFETs fabricated on ONO buried insulator, nonvolatile charges can be stored in the nitride layer. We discuss the mechanisms of charge injection as well as the performance and advantages of this flash memory. A novel concept of unified memory and multi-bit volatile memory operation is demonstrated by combining flash and capacitorless memory operation. Systematical measurements reveal the impact of geometrical parameters, bias conditions and temperature on the nonvolatile and volatile memory effects.    

A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail Partagez cet article Facebook Twitter Linked In Google+ Viadeo

Partenaires

Thesis prepared in the laboratory  IMEP-LAHC supervised by  Mrs Maryline BADEWIN and  Mr Sorin CRISTOLOVEANU

Date of update October 17, 2013

Contact

Sorin CRISTOLOVEANU
Envoyer un mail
French
IMEP-LAHC
Grenoble site
Grenoble INP - Minatec : 3, Parvis Louis Néel - CS 50257 - 38016 Grenoble Cedex 1

Chambéry site
Université de Savoie Mont Blanc - F73376 Le Bourget du Lac Cedex
 
 
  CNRS  http://www.cnrs.fr      Site Grenoble-INP http://www.grenoble-inp.fr       Université Grenoble Alpes (UGA)      Université Savoie Mont Blanc
Univ. Grenoble Alpes