Aller au menu Aller au contenu
Microelectronics, electromagnetism, photonics , microwave

> Events > PhD-Defenses

PhD Defense of EL DIRANI Hassan

Published on November 22, 2017
A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentTélécharger au format PDFEnvoyer cette page par mail Partagez cet article Facebook Twitter Linked In Google+ Viadeo
PhD Defense December 19, 2017 | Access map
Thesis defense of Hassan EL DIRANI, for a doctoral thesis of the University of Grenoble Alps, speciality " NANO ELECTRONIC & NANO TECHNOLOGIES ", entitled: 
Amphi M001 Phelma/Minatec
3 rue parvis Louis Néel
38016 Grenoble cedex1

« Detailed Investigation of band-modulation devices in advanced 14 nm and 28 nm FDSOI technologies »

Hassan EL DIRANI

Hassan EL DIRANI

Tuesday, December 19, 2017 at 10:00

Abstract :
During the past 5 decades, Complementary Metal Oxide Semiconductor (CMOS) technology was the dominant fabrication method for semiconductor integrated circuits where Metal Oxide Semiconductor Field Effect Transistor (MOSFET) was and still is the central component. Nonetheless, the continued physical downscaling of these transistors in CMOS bulk technology is suffering limitations and has been stopped nowadays. Fully Depleted Silicon-On-Insulator (FDSOI) technology appears as an excellent alternative that offers low-power consumption and improved electrostatic control for MOS transistors even in very advanced nodes (14 nm and 28 nm). However, the 60 mV/decade subthreshold slope of MOSFET is still unbreakable which limits the supply voltage reduction. This motivated us to explore alternative devices with sharp-switching: Z2-FET (Zero subthreshold slope and Zero impact ionization), Z2-FET DGP (with Dual Ground Planes) and Z3-FET (Zero front-gate). Thanks to their attractive characteristics (sharp switch, low leakage current, adjustable triggering voltage and high current ratio ION/IOFF), band-modulation devices are envisioned for multiple applications. In this work, we focused on Electro-Static Discharge (ESD) protection, capacitor-less Dynamic Random Access Memory and fast logic switch. The DC and transient operation mechanisms as well as the device performance are investigated in details with TCAD simulations and validated with systematic experimental results. A compact model of surface potential distribution for all Z-FET family devices is also given.
 
Members of  jury :
  • Philippe FERRARI : Supervisor
  • Pascal FONTENEAU :  CoSupervisor
  • Sorin CRISTOLOVEANU :  CoSupervisor
  • Marise BAFLEUR : Rapporteur
  • Fabien PASCAL : Rapporteur
  • Francisco GAMIZ : Examiner
  • JeanPierre COLINGE : Examiner

A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentTélécharger au format PDFEnvoyer cette page par mail Partagez cet article Facebook Twitter Linked In Google+ Viadeo

Partenaires

Thesis prepared in the laboratory   IMEP-LaHC (Institut de Microélectronique, Electromagnétisme, Photonique supervised by  Philippe FERRARI, supervisor and Sorin CRISTOLOVEANU,  CoSupervisor.

Written by Brigitte Rasolofoniaina

Date of update November 22, 2017

français
IMEP-LAHC
Grenoble site
Grenoble INP - Minatec : 3, Parvis Louis Néel - CS 50257 - 38016 Grenoble Cedex 1

Chambéry site
Université de Savoie - F73376 Le Bourget du Lac Cedex
 


  CNRS  http://www.cnrs.fr      Site Grenoble-INP http://www.grenoble-inp.fr       Université Grenoble Alpes (UGA)      Université Savoie Mont Blanc
Univ. Grenoble Alpes