Aller au menu Aller au contenu
Microelectronics, electromagnetism, photonics , microwave

> Events > Events-PhD_Defenses

PhD Defense of Renan LETHIECQ

Published on September 16, 2020
A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail cet article Facebook Twitter Linked In
PhD Defense September 16, 2020 | Access map
Defense of doctoral thesis of Renan LETHIECQ  for the  University  Grenoble Alpes, speciality  " NANO ELECTRONIC & NANO TECHNOLOGIES ", entitled:
IMEP-LAHC / Room A216  (Belledonne)
3 rue Parvis Louis Néel 38016 GRENOBLE Cedex 1


Electrothermal study of innovative electronics structures in submicron technology



Wednesday, September 16, 2020 at 10:00
Electro-thermal Robustness,Electro-thermal simulation,FD-SOI,In-situ heating,OTP,Temperature sensor

Abstract :
High density integration in advanced CMOS technology, such as STMicroelectronics’ 28 nm UTBB FD-SOI technology, leads to elevated power density. This results in an increase of the local or global temperature which could cause dysfunction of the system, or even lead to its destruction by thermal runaway. In this context, we present innovative solutions for the “ robust integration regarding the electro-thermal activity following different scaling factors within the scope of integrated circuits development ”. Thus, we studied, at first, structures with dual source contact enabling : (i) in-situ heating in MOS transistors (temperature elevation up to hundreds of Kelvin degrees) ; (ii) performance recovery of these transistors by local annealing (MOSFET’s threshold voltage return to its typical value) ; (iii) creation of OTP memory dots (use of an electromigration effect inside the silicide) and (iv) temperature self-regulation of the transistors (utilisation of an integrated temperature sensor). Secondly, we developed a new low power temperature sensor (1 mV.K-1 slope for the output voltage and power of the order of picowatt) and its integration within a circuit using another transistor enabling electro-thermal behavior modification of the circuit. All our electronics structures were fabricated on 28 nm UTBB FD-SOI silicon demonstrators and measured. To carry out our work, we relied on some software for electro-thermal simulations. Their adaptation to our needs has been a third line of work.
Jury members :
  • Philippe GALY - RESEARCHER ENGINEER  HDR  - ST Microelectronics Crolles : Supervisor
  • Florin UDREA - PROFESSOR - University of Cambridge - United Kingdom : Reviewer
  • Françis CALMON - PROFESSOR OF UNIVERSITIES  - University of Lyon : Reviewer
  • Dominique PLANSON - PROFESSEUR OF UNIVERSITIES- University of Lyon : Examiner
  • Nathalie LABAT - PROFESSEUR  OF UNIVERSITIES - University of Bordeaux : Examiner

A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail cet article Facebook Twitter Linked In


Thesis prepared at ST MICROELECTRONICS of Crolles supervised by Philippe GALY, supervisor, and  Marylin BAWEDIN , co-supervisor .

Date of update June 23, 2021

Grenoble site
Grenoble INP - Minatec : 3, Parvis Louis Néel - CS 50257 - 38016 Grenoble Cedex 1

Chambery site
Université Savoie Mont Blanc - Rue Lac de la Thuile, Bat. 21 - 73370 Le Bourget du Lac
  Logo CNRS_2019        Logo Grenoble INP - UGA   Grenoble Alps University    Université Savoie Mont Blanc
Université Grenoble Alpes