Aller au menu Aller au contenu
Microelectronics, electromagnetism, photonics , microwave

> Events > Seminars

Seminar by Elisa VIANELLO -Thursday, May 7th, 2015

Published on April 24, 2015
A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail cet article Facebook Twitter Linked In
May 7, 2015 | Access map
Open to all : teachers, students, researchers, administrative, technicians

 Amphitheater PHELMA, Bât. INP, MINATEC

" Resistive memories embedded in advanced logic CMOS technologies "

Thursday, May 7, 2015  from  13:00 to  14:00


The application potential of the new emerging resistive memories - as metal oxide resistive switching memory (OxRAM) or conductive-bridge memory (CBRAM) - covers the standalone memory technologies (as NAND and DRAM), but offers also potential for exciting new applications and markets, as new functionality coupled with logic circuits to enable block power-down, or use as synapses in neuromorphic circuits.
    In this presentation, we briefly present different ReRAM technologies, OxRAM, CBRAM developed in the Memory Component Laboratory in Leti.  Moreover we will focus on the role that the  different resistive memory technologies can play in new emerging fields of applications. Concerning the introduction of non-volatile functionality at the logic level, we will demonstrate hybrid (CMOS logic + ReRAM devices, specifically CBRAM and OXRAM) circuits for Ultra Low Power (ULP) FPGA and fixed-logic IC design (as Non Volatile Flip-Flops). Concerning neuromorphic circuits, we will focus on the emulation of synaptic plasticity effects with resistive memories synapses (specifically, OxRAM or CBRAM). We will show the implementation of large-scale energy efficient neuromorphic systems with stochastic-binary synapses.

 Elisa Vianello received the B.S. and M.S. in electronic engineering, with microelectronics specialization (2006), from the Università degli Studi di Udine. She received the Ph.D. degree in micro- and nano-electronics from INPG and the Università degli Studi di Udine (Italy) (2009), working on modeling and electrical characterization of charge trapping non volatile memory cells. She joined Fondazione Bruno Kessler ( – Micro Technologies Laboratory (MTLab), Trento, Italy as a research engineer in 2009 where she was working on the development of Silicon radiation detectors: 3D Double-sided Double-Type Column (3D-DDTC) detectors for the upgrade of the Large Hadron Collider at the CERN (Genève). Since 2011 she is scientist at CEA-LETI Grenoble. She is in charge of the “Oxide Based Resistive RAM” activity in the memory lab. Her current research interests concern the electrical characterization, processing, engineering of innovative resistive memory devices and new computing paradigms beyond von-Neumann architecture with focus on the brain-inspired neuromorphic computing. She is author or co-author of more than 50 technical papers. She is a reviewer of several international journals (IEEE Elec. Dev. Let., IEEE Trans. on Electr. Dev., Solid State Elec., Mic. Reliability…). 
She was in the technical committee of the International Reliability Physics Symposium IRPS “Memory Technology” subcommittee (2013-2014).

A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail cet article Facebook Twitter Linked In



Date of update April 24, 2015

Grenoble site
Grenoble INP - Minatec : 3, Parvis Louis Néel - CS 50257 - 38016 Grenoble Cedex 1

Chambery site
Université Savoie Mont Blanc - Rue Lac de la Thuile, Bat. 21 - 73370 Le Bourget du Lac
  Logo CNRS_2019        Logo Grenoble INP - UGA   Grenoble Alps University    Université Savoie Mont Blanc
Université Grenoble Alpes